Abstract. This paper presents an ultra-low voltage and low power current bleeding CMOS double balanced mixer targeted for ZigBee application in 2.4GHz operating frequency band. The proposed mixer uses a modified CMOS current bleeding mixer topology adapting the forward body bias design technique integrated with a NMOS based current bleeding transistor, PMOS based local oscillator (LO) switching stage and on-chip inductors to achieve ultra-low voltage headroom operation down to 0.35V. The conversion gain is further enhanced by integrating an inductor at the gate of the bleeding transistor to reduce RF current leakage. The proposed architecture is simulated and verified in 0.13 m standard CMOS technology. The RC extracted simulation result shows a high conversion gain (CG) of 16dB, 1dB compression point (P1dB) at -17.65dBm, third-order intercept point (IIP3) of -7.45dBm and a noise figure (NF) of 18dB is achieved with a power consumption of 526μW.
I. Introduction
A low power implementation of a receiver front-end had been widely reported for application such as Wireless Sensor Network (WSN) [1] . WSN applications which require low power and low data rate often adapt ZigBee standard based on the IEEE 802.15.4 regulation. The operating bandwidth is from 2.4GHz to 2.4835GHz with a date rate of 250kbps [2] . Due to its low power requirement, ultra low-voltage and low-power CMOS radio frequency integrated circuit (RFICs) has been the heat of discussion in recent years due to the continuous demands on portable devices. Low power dissipation is very crucial for portable devices to maximize battery lifetime.
Conventional CMOS double-balanced Gilbert mixers are commonly used in the CMOS transceiver design [3] . In this architecture, RF transconductance stage, LO switching stage and load resistor are stacked in series rail to rail. Due to the series stacking of the devices, Gilbert mixer consumes higher supply voltage headroom and therefore deemed not suitable to be implemented in low voltage circuit design.
The invention of folded mixer topology has reduced the number of transistors stacked between the supply rail by folding the LO switching stage and IF output stage into RF transconductance stage [4] [5] . The folded architecture comes in, with a penalty of increased power consumption at much lower supply headroom, as it alleviates DC current reuse between the transconductance and LO switching stage, as in the conventional architecture. As a result, the power consumption is increased although the circuit operates at a much lower power supply voltage [5] .
Current bleeding mixer is a promising solution of high performance mixer in the context of the conversion gain and noise figure [6] [7] . In this topology, the DC current through RF transconductance stage is the sum of DC current through LO switching stage and the bleeding stage. Current bleeding mixer results in less current flow through the LO switching stage and hence smaller transistor sizes is feasible in reducing the intrinsic gate-source capacitance, C gs of the LO commutating transistors while substantially increasing the switching efficiency [8] . As less current flows through the LO switching stage, the output load resistance could be increased, thus improving the mixer's conversion gain [9] . However, current bleeding mixer still requires high supply voltage headroom to operate.
In typical CMOS circuit design, the junction between the body and source of the transistor is zero-biased or reversebiased avoiding body leakage current flowing into the substrate. However, in forward bias body technology, the body to source terminal is forward-bias to reduce the V th (threshold voltage) of the transistor [10] . As the body-tosource voltage is lower than the PN junction turn-on voltage due to low supply voltage headroom, the introduced body leakage current is negligible. With the reduced V th , the minimum supply voltage headroom in need to operate a mixer is decreased significantly even with the stacking of transistors intact.
This work reports the design and analysis of ultra-lowpower and low voltage modified CMOS based current bleeding mixer topology adapting forward body bias technique together with a combination of NMOS based current bleeding transistor, PMOS based local oscillator (LO) switching stage and integrated inductors to achieve ultra-low supply voltage headroom of 0.35V. RF leakage current through intrinsic capacitance of bleeding transistor is reduced by integrating an inductor at the gate to provide high impedance path. The proposed mixer is simulated and verified on a 0.13μm standard CMOS technology. The insights into the mixer design and operation are explained in section 2. The post-layout simulation results and analysis are discussed in section 3. Finally in section 4, the conclusion and overall development work is summarized.
II. Proposed Ultra-Low and Low -Voltage
Mixer Design
The conventional current bleeding mixer is illustrated in Fig. 1(a) where the LO switching stage and the RF transconductance stage comprise of NMOS transistors are stacked between the power supply and ground rail. The gate of LO switching stage is biased slightly above the threshold (V th ) of the transistors. The minimum DC voltage to bias the gate of the LO transistor is: . Inductor L d1 and L d2 acts as a RF choke in alleviating RF signal leakage into supply voltage, V DD . The body of the NMOS and PMOS transistors are connected to V DD and ground respectively in order to forward bias the body to source terminal. The total DC current through RF transconductance stage is the sum of DC current flowing through the bleeding transistor and LO switching transistor.
By adapting PMOS based LO switching stage (M 3 -M 6 ) and coupled with inductors L d1 and L d2 as illustrated in Fig.  1(b) , the DC voltage required to bias the gate of M 3 -M 6 is reduced to only V sg (source to gate voltage) which is almost equivalent to the V th of the PMOS transistor. The DC voltage at node x 1 and x 2 approximates to V DD . The bias voltage is given as:
The DC voltage required to turn on the LO switching stage no longer dependant on the overdrive voltage, V ds1,2(sat) of the transconductance stage (M 1 -M 2 ) as in Eq. 1. In this circuit, the power supply, V DD is 0.35V and the V th approximates to 250mV, the transistor only needs a DC voltage of 100mV to bias the gate of the LO PMOS based device which identify this design attractive and well suited to operate at ultra-low supply voltage. As for the conventional current bleeding mixer, the DC bias voltage for V LO moves towards positive power supply which constraints the mixer to work at low power supply voltage. The RF frequency is translated to IF frequency at node x 1 and x 2 between the inductors and the LO switching transistors. The proposed circuit integrates NMOS current bleeding transistors (M 7 -M 8 ) instead of PMOS transistor [7] where the bleeding transistors also serves as current buffer to route AC RF transconductance current from the node y 1 to x 1 for frequency translation. The detailed operation of the mixer in Fig. 1(b) can be described by the following mathematical expressions. An RF input voltage; V RF will generate AC input RF current at node y 1 , (4) where g m1 is the transconductance for M 1 and is the differential input RF signal. The AC voltage at node y 1 is expressed as: (5) where g m7 is the transconductance for M 7 and r ds1 is the output resistance for M 1 .The AC current i y1 is delivered to node x 1 through transistor M 7 which operates as a unity gain current buffer, Similarly, the AC current at node x 2 which is out of phase respective to the AC current at node x 1 is given as: (6) Thus, the differential mixer output current, neglecting higher order terms is given as: ….. (7) where is the square wave function for LO signal. At the IF output, R L1 -C 1 and R L2 -C 2 forms a low pass filter (LPF), filtering output high-order mixing spurs such as the frequency component of .
Forward body bias technology is used to further reduce the V th of the CMOS transistor for ultra-low voltage circuit design. From the known expression of V th , given as [10] : (8) where V tho is the threshold voltage when V bs =0, is the body-effect coefficient, f is the bulk Fermi potential, V bs is the voltage between body and source. Changing V bs modifies V th , which enables dynamic control of the V th for low voltage application. In this circuit, the body of NMOS transistor are connected to highest potential of the circuit which is the power supply of 0.35V and the body of PMOS transistors is connected to lowest potential of the circuit at 0V. The forward body bias has reduced the V th of the transistors significantly to around 220mV. To adapt forward-body-biased technique, a deep N-well process is needed, which provides separate body region for each NMOS transistor. In addition, a deep N-well process can reduce noise coupling and cross-talk through the substrate which improves the performance of the mixer [10] .
Low voltage circuit demands higher biasing current in increasing the dynamic range of the circuit which results in an increase of power consumption. Low voltage circuit with low power consumption is a critical need for portable devices. In Fig. 1(b) , the bleeding transistors (M 7 -M 8 ) used to source the DC current to RF transconductance stage has large physical dimension size which results in large intrinsic capacitor C gs between its gate and source terminal. At the operating frequency of 2.4GHz, the impedance across C gs is substantially reduced, this provides a low impedance path for AC RF transconductance at node y 1 and y 2 to leak into the power supply, V DD . The capacitor C p represents the total capacitances at the gate of the bleeding transistor. It is estimated to be: C p = C gs7 + C gb7 (9) where C gs7 and C gb7 are the gate-source capacitance and gate-bulk capacitance of the bleeding transistor respectively. The total parasitic capacitance C p reduces the conversion gain of the mixer. Inductor L d3 and L d4 are inserted at the gate of bleeding transistor to provide high impedance path at resonant frequency, expressed as:
III. Simulation and Analysis of Proposed Mixer
The layout parasitic extraction (LPE) for the proposed mixer was executed and validated using Cadence Spectre-RF platform. The architecture is implemented in 0.13μm standard CMOS technology with a 0.35V of supply voltage headroom. The simulated mixer dissipates an average current of 1.5 mA at 0.35V. The proposed mixer operates at ultra-low voltage headroom of 0.35V without much sacrificing the mixer's dynamic performance. This mixer is simulated with a LO power of -4dBm and produces a high conversion gain of 16dB. Inductor L D3 and L D4 resonate out the capacitances at the gate of the bleeding transistor at 2.4GHz to reduce RF signal leakage into the power supply and this helps to achieve high conversion gain by fully utilizing the power consumption. With an input LO power of -4dBm at 2.4GHz, the 1dB compression point of the design is -17.65dBm as shown in Fig. 2 . The two-tone test with a frequency spacing of 1MHz is applied at the RF port in the linearity verification, resulting in an IIP3 point of -7.45dBm as described in Fig. 3. Fig. 4 shows the physical layout of the mixer integrating the buffers for measurement purpose consuming a chip area of 0.84 x 1.23 mm 2 .
The performance summary of the proposed mixer is tabulated in Table 1 . In a performance comparison respective to other reported recent work, the proposed architecture exhibits the highest conversion gain and reports power dissipation below 1mW, this architecture proves to be among the lowest in power consumption. 
IV. Conclusion
The proposed mixer was successfully designed and verified in 0.13 m standard CMOS technology. The modified CMOS based current bleeding mixer topology adapting a combination of NMOS based current bleeding transistor, PMOS based local oscillator (LO) switching stage and integrated inductors with forward body bias technique is able to operate down to 0.35V of supply voltage headroom. The introduction of inductor at the gate of bleeding transistor reduces the RF current signal leakage into the power supply. The design consumes 526μW of power which is an essential requirement for ZigBee application.
